Designed & Made
in America (DMA)

Internet of Things (IoT) Security, Privacy, Safety -Platform Development Project Part-14 | BASIL Networks Blog BN'B

29 Oct, 2018

Internet of Things (IoT) Security, Privacy, Safety -Platform Development Project Part-14

Part 14: IoT Core Platform Development;- Peripheral I/O Device Design
The IoT Embedded Core Platform -Analog Input Peripheral Device Design - Continued

"As we get more technically driven, the importance of people becomes more than it's ever been before.  You have to utilize who you are in your work.  Nobody else can do that: nobody else can pull from your background, from your parents, your upbringing, your whole life experience." - David Carson (1955 - Age 63)


Quick review to set the atmosphere for Part 14:
From the previous Internet of Things Part-1 through Part- 13:

What we want to cover in Part 14:

In this part of the series we want to cover more on the process steps that were performed to develop the CPLD and interconnections to the surrounding A/D converter and Programmable Gain Amplifier for the Analog input peripheral.

Lets Get Started:
The IPD Documentation - Developing Documentation Discipline
It is always beneficial to review the documentation process being used to keep the our development processes organized and to review the areas that have not been completed, not that we have to complete them in any order per ser,  it is to initialize a mind set for the section currently being developed.  The mind of the passionate creator is not a linear step function, 1, 2, 3 ...N process it fills in many pieces as the development progresses.

Organization and Project Management (PM) are important parts of any development project period.  However it is only a part of the project that keeps it on a direct path to completion.  The intent is to have a PM application that allows the entrepreneur can focus their passion for product design while intuitively keeping track of all the different aspects of product design.  As we will see as the development moves forward the organizational and security of the IPD system is a simple interactive step for each stage of the development which allows the creator to focus on the technical details of the design.

IPD System Directory Structure:
As we stated many times during this series that product development of any type requires a unique combination of documentation and mind-set for a successful product.    

Back in part 11  Figure 11.0 IPD Relational Databases  we presented the number of different databases that may be used for a full product development process, in part 12  Figure 12.5 IPD System Directory Structure we presented the preliminary directory structure for compartmentalization of the different document types during development..  Remember as stated before all of this development process was initially done manually for many years and has a proven track record for product development.

So now that we are into the actual development incorporating the IPD system lets present the updated directory structure that the IPD system incorporates to show how the system organizes the development.  Figure 14.0 shows the new directory structure of the IPD system we will be using for this development.   The directory structure follows the same philosophy as the Interactive BUS Protocol Development (IBPD) system of compartmentalization allowing document organization and security.   It is easy to create a directory structure that is organized, creating all the interaction with relational databases and interactive dialogs is what makes the IPD a useful tool in development.   This directory structure may also be maintained manually and is a good starting point with minimal effort to encourage product development discipline.

Figure 14.0  Interactive Product Development (IPD) System Directory Structure

OK, why so many directories for product development?  There are several reasons, which we will highlight a few now and address more in depth as the series moves forward as we enter each of the stages.

Many companies separate development into sections by design. there are financial, management, procurement, modular parts of a design, marketing and the list goes on.  The next issue is security which we just touched lightly on in part 12 and 13.  However, today security is an important function to maintain trade secrets and market share.  The IPD system controls access security for each project at the directory and files levels by user login and user pass phrase.  The IPD has several levels of integrated security and uses AES256 along with other propriety obfuscating algorithms; we will address this again later in the series when we get into the security aspects of the platform.

CPLD Interactive Dialog of the IPD System:
OK, lets look at the CPLD design and move forward.  The CPLD/FPGA Integrated Development Environment (IDE's)!  Due to the competition in the CPLD/FPGA industry these IDE's all have very competitive features like command line opening of a project which allow the direct interaction with the IPD system.  Figure 14.1 IPD System CPLD Dialog,  interactive CPLD dialog for the project allows easier program management and organization by a simple Click&Open function.

Many of the programmable logic IDE's if not all are project based, meaning they setup a separate directory for each device being developed.  However, what we have found is that many of them are not backwards compatible.  If you use a new version then the files are no longer compatible with the release that it was developed on.  This is also one of the several reasons we have several releases of the IDE's on our in-house servers.  For a single designer only backward compatibility is generally not an issue however, when there are several designers involved with a project this becomes a software compatibility issue and some type of control on application development software is required.  The IPD system CPLD interactive dialog allows application development software control of the different CPLD's for a project.  

At BASIL Networks we have several releases of our schematic capture and layout software due to non-compatibility upgrading issues and the time required to re-layout an older product that will not extend its life cycle, changes are not on the roadmap for them.  All companies from the single entrepreneur to the largest of corporations have these same issues to deal with.  For a larger corporation this can easily become a nightmare resource and financial burden on the company.  We were forced to make the decision that all new designs will be with the latest IDE's and we will face the same upgrading issues in a few years when updates are not compatible again.  For programmable logic IDE's there may be a slight header alteration for the HDL or RTL to make the source code transferable, which is a very small issue as compared to other IDE's.

Figure 14.1  Interactive Product Development (IPD) System CPLD Development Dialog

The Quartus IDE from Intel/Altera which we are using in this project opens on a command line using a single file linking the device project and uses the file extension *.qpf.   From the file highlighted in the list it is ADC_CHAN.qpf.  The Application Program field at the top section of the dialog shows the application program icon and location as  "C:\altera\91sp2\quartus\bin\quartus.exe"  that will open the ADC_CHAN.qpf  CPLD design.  Every line item in the list has its own database record  and the CPLD design database used with the dialog as with the remaining design dialogs allow 256 unique designs giving the user the ability to have designs using different IDE's from different manufactures organized in a clean directory structure for the project with a Click&Open feature insuring repeatability and saving time.

From the directory layout we see that the CPLD directory is N:\IPD_IoT-PLATFORM\SS_CAD\IPD_CPLD.  The N:\ drive is BASIL Networks In-House off-line cloud server that is being used for this project.  The directory  IPD_IoT-PLATFORM  is the actual top level project directory we initialized in part 13 for the IoT platform project.  The SS_CAD\CPLD (SS_CAD means Save Sets for CAD type functions) and CPLD is the design subdirectory directory where all CPLD designs are stored.  From there we created the subdirectory ADC_CHAN to put the CPLD design in for the Analog Input.  The sub-directory ADC_CHAN is in a separate field from the directory tree in order to easily see the current design selected.  This can be created several ways either from the IDE or manually.  Project and design information are also important for program management and the interactive dialog shows information about the CPLD chip, the designer, creation date and time on project.  The project security allows full project encryption as well as directory and file encryption along with access control for the project controlled by the top level Project Manager.  The designer also fills in the abstract of the design to view what the design entails and is used mostly for browsing.  The machine ID and Login ID will change depending on the machine being used to view or modify the design and will be saved in the database last accessed fields for the top level manager to view.   The users may also use private AES256 pass phrases for each file which would be required to open the file.  If you loose the key or pass phrase, there is no Manager key to open any of the files.

[Selection_Menu]            [Top_Menu]

CPLD Register Assignments:
The next part of the ADC_CHAN CPLD design is the Register Assignments.  This is required to test the CPLD logic and timing for the 50MHz SPI interface in Figure 13.4B  and Figure 13.4C  along with the full CPLD register set Figure 13.5A and Figure 13.B.  

We have used Microsoft® Xcel, LibreOffice® Calc, OpenOffice® Calc spreadsheet type application programs over the years for the register and pin assignment functions. Table 14.0 A/D CPLD Command Control & Data Register Assignments below identifies the assignments for programming the A/D Analog Input CPLD.

A little note about the internal 8192 bit FLASH on the CPLD chip; this is programmable at this time so we will be able to test different security features we plan on as an add-in later in the series.  Once this is completed we will use a separate file to load the flash during In-Circuit-Programming of the CPLD.  This creates a fixed security feature that will only be capable of reading through a special entry sequence created by the designer and integrated into the software for the specific IoT Platform allowing each platform to be unique.  This will separate the physical hardware and insure that it is the right hardware being accessed.  There are several spare functions in this CPLD design since it was a re-use from other more complex designs.  We will return to these spare functions as we proceed to design other peripherals and maybe even combine them into a single CPLD or FPGA.

Table 14.0  A/D CPLD  Command, Control & Data Register Assignments

[Selection_Menu]            [Top_Menu]

CPLD Pin Assignments:
OK, why do we want to assign pins first to the CPLD?  For the seasoned professional this will be a bit boring, however for our readers new to designing with CPLD's this excerpt added to the introduction to CPLD will give a bit more detail to the design experience.  The pin assignments along with the logic functions of the application determines how the pins are connected internally.  If the design is complex then timing issues will occur and the device may not perform as expected.  Figure 14.2 CPLD Typical Interconnection Matrix Array shows how a typical CPLD or Gate Array single layer is configured, some CPLD's and FPGA's have several of these layers vertically and interconnections vertically as well as same layer interconnects and they all have their propagation delay characteristics.

The Logic Elements consists of a complex array of logic functions that are programmable, each manufacturer has their own way of defining these logic block and are easily looked up on the Internet.  The I/O Blocks are the blocks for each pin allowing pull up/pull down Open Drain, Tri-State etc. pin functions while the logic elements perform the desired logic functions and eventually connected to I/O Pins.

Figure 14.2  CPLD  Typical Interconnection Matrix Array

Each of these LE's consist of identical blocks of logic functions like AND,OR, MUX, REGISTER functions that are connected to several layers of a cross hatch matrices where each cross on the matrix is a connection point.   There are propagation delays when going from one interconnection to another as well as inter-layer connections where these delays can easily add up to several nanoseconds which can cause missing register loads and data transfers.  For our IoT Platform A/D Analog Input design we have a 50 MHz SPI controller, a 20ns clock width per bit and the data has to be stable for 10ns and then clocked into the register.  Considering the typical clock rise/fall times are under 2ns  that only gives us a 6 ns window to capture the data.  So when we look at the timing in those terms we see why we may have to select the faster CPLD.  The Intel/Altera MAXII series have a few different speed configurations, the average is 350MHz clock rates for the global clock input pins.  The global pins are special pins on the matrix that propagate directly through the matrix so the minimum number of interconnects are required to use the signals.  Our design does use one of those pins for the 200MHz clock signal that is used throughout the IoT Platform as a reference clock.   For further education on these devices, there are several free on-line video class room tutorials from beginners to seasoned engineers that you may take at your own pace.  Purchasing a inexpensive development kit for these is probably a good idea.  BASIL Networks, PLLC does not sell end user products, nor do we sponsor any manufacturers.  Distributors like Digikey® and Mouser® and others have evaluation kits for a good majority of chip manufacturers.

Ok lets tackle the CPLD Pin Assignment now which is required prior to "creating the schematic capture symbol" for the controller section of the Analog Input peripheral.  From Figure 13.3 Analog Input Peripheral Block Diagram  the part number of the Cellular-RAM or Pseudo SRAM memory chip is  [PDF]IS66WVE2M16EBLL-70BLI  for the 2Meg x16 bit  when the design was initially created a few years ago.  Today ISSI ( Integrated Silicon Solutions, inc.)  manufactures the 4Meg x16 bit (64Mbit ) in the same BGA(48) package and is in production, the part number is [PDF]IS66WVE4M16TBLL-70BLI.  We will look at both of these parts for the CPLD pin assignment.

The pin assignment objective is to have the shortest distance traces between the pins of each component attached to the CPLD.   This is done to minimize the traces on the PCB Layout and keep the trace impedance characteristics the same or as close as possible for each trace.  We will cover PCB Layout trace characteristics when we get to the layout part of the peripheral.

During this series we will be introducing the basics for the beginners and a quick refresher for the seasoned engineer.  I will be available to answer questions via the contact sheet on this site.  I will post the questions and answers with a link to a separate category for this series in order not to get the questions and answers buried in the blogs comments since we do get a fair amount or comments.

The Block diagram Figure 13.3 the grouping of the pins by function has been defined already so we will start there.  The largest number of pins are assigned to the memory chip.  The memory is a  48-ball TFBGA (Thin Profile Fine-Pitch Ball Grid Array)  the dimensions of 6mm x 8mm and a pitch of 0.75mm.  There are a few rules for BGA packages that should be followed for good engineering practices.  There are many tutorials and papers on PCB layout of BGA packages which we will cover when we get into the layout section of the peripheral, for now we will just look at the traces as simple lines.  There is logic in why this exercise is practiced prior to the actual layout, simply put, it is easier to do a preliminary pin assignment than try to assign 70 pins to the CPLD during layout.  Another reason is to minimize the number of PCB layers.  PCB Layers are in multiple of two, which doubles the process requirements during fabrication, hence increasing the cost of the PCB by almost double depending on the actual PCB yields and company producing the PCB.  Another reason as stated prior is the trace width and spacing between traces which effect the cost and yield directly.   The memory chip 48-ball TFBGA has a pitch of 0.75 mm (29.52 mils) and a ball width of  0.30 mm (11.81 mils) which running a 0.2 mm (8 mil) trace with 8 Mil spacing will produce a high yield PCB.  Also a  0.38mm (15mil) through hole with a 0.635mm (25 mil) pad allows both sides of the board to be utilized easily.  The TFQP 100 Pin CPLD has a pitch of 0.5mm and is 16mm square and the fact the all the pins are on the four edges of the chip makes it easier to layout.

Figure 14.3A shows the free hand traces for the pin assigning of the CPLD, Figure 14.3B shows the grouping of trace routes for the memory TFBGA out to one side of the chip to connect to the CPLD pins. The yellow pins are the address pins and the light blue pins are the data pins, The Red pins are the +3.3Vdc power pins and the gray are ground pins.  Since this is a re-use design we have already optimized the layout, however the exercise is well worth practicing for future designs.  PCB layout is an artist type process of spatial dimensioning, some of the best PCB layout engineers are center brain individuals that have artistic talents to be able to visualize unique logic patterns which both right and left hemispheres of the brain are uniquely connected.

Figure 14.3A  A/D CPLD  & Memory Preliminary Block Freehand Trace Route

You do not have to hand trace this entirely, just a preliminary to see if there are enough pins on each side of the CPLD to connect.  As stated some of the traces will be reassigned to appropriate pin numbers during the layout process.  Every designer has their own way of creating a PCB layout, however the most common areas are those that may be susceptible to crosstalk and other transients, those traces are usually shielded from other traces. the rest remains the decision of the designer and the area constraints of the PCB.  For the beginner, do not get discouraged, even some of the seasoned designers take a few tries before they get a working layout. For the seasoned, well, for myself, I generally get a good nights sleep and a fresh pot of morning coffee.  Some of the IDE layout packages have what they call "Auto-Routing" I personally avoid auto routing since it pure logic and will place via's and longer traces depending on the trace list sequence.  Human interaction and manual layout works best for me however, as stated every designer has their own way of designing just like artists their signature characteristics sow in their work.

Figure 14.3B  A/D CPLD  & Memory Preliminary Block Trace Route Layout

In the process of the PCB layout for this re-use we tried several layouts to get the optimum for this design.  Although this design may be layered out on a simple two sided PCB it was designed on a four layer PCB with other analog designs for a specific application.  The four layer PCB choice was to include a ground plane and a separate power plane, giving the analog traces some shielding.

The actual Pin assignments for the CPLD is shown in Figure 14.4A CPLD Pin Assignments By Number  and Figure 14.4B CPLD Pin Assignments By Name.  BASIL Networks design methodology is to show both Number and Name assignments in spreadsheet form for easier PCB and Schematic capture symbol generation as we will see when we get into the next sections of the process.

The Pin Assignment by name insures that we have all the proper power and programming pins assigned properly.  What we have done here is to create a set of spreadsheets with the critical pin assignments for each of the CPLD manufactures series and started from there.  The Quartus Pin Assignment function in the IDE for the CPLD shown in Figure 14.3 will generally block the user from connecting to reserved pins on the component.  Pin assignments for the entire altIntel/Altera CPLD MaxII line

Figure 14.4A  A/D CPLD  Pin Assignments by Number

Figure 14.4B  A/D CPLD  Pin Assignments by Name

We have found it is much easier to create a schematic symbol when the pins are listed by name and it follows the signal flow of the block diagram in Figure 13.3.   We finished assigning the pins for the remaining connections of which we did make changes during the layout process however they were only a few number changes that are expected during a CPLD and component layout process.  Schematic symbols and PCB footprints were created for the remaining components as well.  This design incorporated the 2Meg x16 PSRAM and the CPLD only had one spare pin.

[Selection_Menu]            [Top_Menu]

CAD Symbols
Now that we have the CPLD initial pin assignments grouped we are able to create a schematic capture library symbol for the components. There are only four IC's to this design, the CPLD, the Memory chip IS66WVE2M16EBLL, the A/D Converter AD7890 and the Programmable Gain Amplifier PGA281.  Figure 14.5A shows the pin assignment layout of the CPLD and since this is a custom layout care should be taken for the placement of the signals to make it easier to read the schematic capture drawings.  Figure 14.5B are the remaining CAD Symbols for this design, the A/D Converter 7890,  PGA-281 and the Memory IC respectively.  The CPLD Pin assignments are preliminary and you should expect to change these in real time during the PCB trace layout process.  During our layout process we did change several pins to reduce the number of via's in the layout.  Many critical timing designs also require controlled impedance traces in order to align the signal transmissions which would require reassignment of pins.  Yes, PCB's have inherent trace delays and are directly proportional to frequency (1/Time), so that gives us two propagation delays, one inside the CPLD and one on the PCB traces.   When creating a schematic capture symbol a starting point would be to layout the CPLD pin assignments that follow the block diagram, although there are many approaches to arrive at the best results.  This design selected to use the MAX-II -T100 series 100 pin TQFP CPLD which is a  3.3 volt device for the internal power and up to 5v for the I/O pins.   There are several places you can download free footprints and schematic capture templates for many of the components, the two that are most prevalent are Octopart and SnapEDA.  It is always a good practice to create your own within the CAD IDE you are using.

The actual interconnect to the IoT Core Platform has been left out at this time on purpose since we have not designed the remaining peripherals and the interconnect to the peripherals will be analyzed at that time.  To date we selected a CPU parallel interface architecture to connect the peripherals so it becomes a mechanical interconnect issue for now.

When creating schematic capture component symbols we find that as the number of pins increase so the page size of the schematic increases.  Some of our designs incorporated a 208 pin CPLD and that required a C size drawing by default.  For many years BASIL Networks standardized on a B (11"x17") size format, however as time moves on we changed that to a C" size (17"x22").  If you shrink these drawings to fit the printer page and they are reduced to the level that the pin assignments are not readable and the saving paper size purpose has been defeated.  Pick a CAD package that you are comfortable with to follow the series, they are all competitive and the end result will be the same.  It is the individual designer that determines the end result not the CAD package.

Figure 14.5A  A/D CPLD  Schematic Capture Symbol

Figure 14.5B     A/D AD7890 MSOP-10 Package , PGA-281 TSSOP16
PSRAM Memory Ball-48 TFBGA
 Schematic Capture Symbol

[Selection_Menu]            [Top_Menu]

A/D Analog Input Schematic:
To encourage documentation discipline we will add the ADC-CHAN Schematic Capture to the IPD system.  This allows a Click&Open design function, organizes the directories and saves time in looking for the design.  Figure 14.6 shows the PCB Schematic capture dialog for the ADC-CHAN peripheral.  The separation of development tasks allows the designer to track time spent for each part of the design and for the project manager to organize and present the design resources used for the project.

Figure 14.6  Interactive Product Development (IPD) System PCB Schematic Dialog

For this series we are using Cadence OrCAD for the schematic capture to create the PCB Schematic design.  Most of the small companies have a single users license for each PC and probable only one or two.  Many CAD packages offer two forms of license, single user for loading on a single desktop and they are generally perpetual type licenses.  The other license type is a network license with a specific number of run time licenses allowed from an in-house network server.  Here are the issues that we have observed with network licenses along with the associated license control managers; they are a pain in a place where the sun does not shine.  Server maintenance generally changes thing with licenses and interferes with  server ID's where license managers have to be reloaded and validated.  Some use disk serial numbers, some use encrypted keys created from the servers internal setup and the technique goes on.   We encourage single user licenses mainly if the server fails or has to be changed you do not loose all the licenses and development is delayed for only one system.  For us here at BASIL Networks, since we collaborate with other seasoned designers across the country that all have their own private labs as we do, it is best to purchase a single user license to run on a desktop.  Creating a gold disk or full recovery image backup is a lot easier to recover and pick up where you left off, however if you have to replace the motherboard you will probably have to validate the license again.

For the actual design files we keep them on the in-house private cloud server that is not connected to the Internet.  For this series we allotted a drive on the in-house server and labeled it B:\  for those that want to follow along.   Servers running RAID is fine since replacing a bad disk may be done without turning off the server in many cases.

OK, the next step is creating the schematic, so here it is for the AC CHAN peripheral without the IT Core Platform interconnect just  the off page connections since we will be adding to this as we perform the designs for the remaining peripheral controllers.  We have not decided if this design would fit in a single larger package and allow us to add the remaining peripherals for the Core Platform.  We will decide that as we continue on with the series.  There are many times during a design that all the components seem to just fit into place and a single controller has the most advantages.  Figure 14.7 shows the first pass of the schematic for the AC CHAN peripheral.

Figure 14.7  AC CHAN Schematic Capture Design

[Selection_Menu]            [Top_Menu]

A/D Software Setup Flow Diagram
All this fun stuff designing now leads us to see if it still functions the way we expect.  In order to do that we have to test the core functions of the COLD and in order to do that we have to simulate the programming and use the timing analysis tool that is part of the Quarts DE.  We will put together a small flow diagram to test the AC CHAN COLD timing and functionality before proceeding.  The setup timing test will only increment the memory address once and end the data collections in order to test the timing of the data transfer in the COLD.  All the status signals are shown in the timing diagram Figure 13.6 A/D COLD Conversion To Memory Timing Diagram.  To perform the test we simulate a program controlled Start Scan function.

Figure 14.8  AC CHAN COLD Setup Timing Test Flow Diagram


[Selection_Menu]            [Top_Menu]

There are many approaches to interconnect the a block of peripherals to a BUS architecture, we are at the beginning of the peripheral and it would be advantageous to wait until we have a few of the peripherals designed to see how they would interact with different BUS architectures before making that decision..

Thank you everyone for the encouragement and kind posts on this blog series.  Our intent is to help educate the beginner and present a good review for design professionals of high quality design practices for developing product lines in today's multi-disciplined technical environment.  With the advancement of technology many of the simple functions like data collection has become common knowledge.  If we look at the various peripherals as different types of data input sensors just as the human body has sensors like touch,(pressure / temperature), smell , visual, audio and taste for those that would put something they are unsure of on their tongue.   These human sensors are all fed into the central cortex and distributed to various parts of the brain, bio-chemical (not silicon) central processing platform to configure some sort of reality as to how the sensors react.  The IoT Core Platform is no more than a controlled group of sensors or a data input platform to allow the data to be transferred and processed by a higher level of computational power.  At the end of this the IoT Core Platform becomes as a single multi-functional component that may be applied to many unique control functions. However to get to that level we still have to adhere to the engineering task of developing the various parts of the platform which has many parts or projects to connect together.  

The A/D Peripheral being  just one small part of our platform, which emphasizes the necessity of an organized product development protocol.  As we begin to answer the question "why an IPD system?"  We see that incorporating a IPD system we can reduce the design time as well as have a unique way to organize the development multiple projects and combine them into one project at any time.   All functions neatly organized in the appropriate folder with a easy Click'N'Open to continue the development process.  

As the series progresses the author will be available for discussion for those that want to follow this series in detail and conduct their own experiments.  Contact me directly through the BASIL Networks Contact Form.  I will create a sub category for this series on unique questions and answers as not to be hidden by multiple post comments and difficult to recall.

Part 15 Preliminary Outline" A/D Channel Hardware/Software Design: -Continued

Reference Links for Part 14:

Intel®/Altera® Quartus Download 9.1 sp2 from Archives

Intel®/Altera® Quartus Lite 18.x Download

Requirements Traceability Matrix  (RTM)
Project Management
Mezzanine Board

The majority of Internet scheme and protocol information are from a few open public information sources on the net, IETF (Internet Engineering Task Force) RFC's that explain details on the application of the protocols used for both IPv4 and IPv6 as well as experimental protocols for the next generation Internet and the Network Sorcery web site.  The remaining of this series on the IoT platform will be from BASIL Networks MDM (Modular Design Methodology) applied with the Socratic teaching method.   Thank You - expand your horizon- Sal Tuzzo

Network Sorcery:
The Internet Engineering task Force: IETF - RFC references

Memory Segmentation
The Memory Management Unit (MMU)
Virtual Address Space
Virtual Addresses and Page Tables
Extended Memory

Part 13 IoT Core Platform - Peripheral Interface Devices  -Peripheral Design From the Beginning (Oct 7, 2018)

Part 15 IoT Core Platform - Peripheral I/O Development - Analog Input Peripheral Device Design (Dec 7, 2018)


Publishing this series on a website or reprinting is authorized by displaying the following, including the hyperlink to BASIL Networks, PLLC either at the beginning or end of each part.
BASIL Networks, PLLC - Internet of Things (IoT) -Security, Privacy, Safety-The Information Playground Part-14 Peripheral I/O Design - Analog Input Peripheral Design - (Oct 29, 2018)

For Website Link: cut and paste this code:

<p><a href="" target="_blank"> BASIL Networks, PLLC - Internet of Things (IoT) -Security, Privacy, Safety-The Information Playground Part-14 Peripheral I/O Development:-<i>Analog Input Perpheral Device Design (Oct 29, 2018)</i></a></p>



Sal (JT) Tuzzo - Founder CEO/CTO BASIL Networks, PLLC.
Sal may be contacted directly through this sites Contact Form or
through LinkedIn


I'm not sure where you're getting your info, but good topic.
I needs to spend some time learning more orr understanding more.
Thanks for magnificent information I was looking for this info forr my mission.

Posted by government 13 Jun 2019, 19:23

I simplyy couldn't leave your website prior to suggesting that I actually enjoyed the standard info an individual
provide for your visitors? Is going to be again regularly to inspect new posts

Posted by care 04 Jun 2019, 01:41

An outstanding share! I've just forwarded this onto a coworker who
has been doing a little homework on this. And he in fact bought me lunch because I discovered it for him...

lol. So allow me to reword this.... Thanks for the meal!!
But yeah, thanks for spending the time to discuss this topic here on your
web page.

Posted by growth 04 Jun 2019, 01:21

I would lkke to thank you for the efforts you have put
in writing this website. I really hope to see the same high-grade blog
posts from you in the future as well. In fact, your creative writing abilities has inspired me to get my own, personal site now ;)

Posted by sciencenp 03 Jun 2019, 23:18

Hello there, I found your site by way of Google whilst searching for a comparable matter, your web site came up, it looks great.
I have bookmarked it in my google bookmarks.
Hi there, just turned into aware of your blog thru Google,
and located that it is truly informative. I'm going to watch out for brussels.
I'll be grateful for those who continue this in future.
Numerous folks might be benefited out of your writing.

Posted by Overhead 31 May 2019, 08:01

A motivating discussion is worth comment. I believe that you should publish
more about this issue, it may not be a taboo matter but usually folks don't speak about these subjects.
To the next! Cheers!!

Posted by edu 31 May 2019, 00:43

Very rapidly this web page will be famous among all blogging viewers, due
to it's good articles or reviews

Posted by Account 30 May 2019, 21:29

I'm not that much of a online reader to be honest but your blogs really nice, keep it up!
I'll go ahead and bookmark your website to come back down the
road. All the best

Posted by science article 23 May 2019, 09:22

Nice post, tks for sharing:)

Posted by vinfast247vn 17 May 2019, 03:22

This article is very informative thanks for sharing.

Posted by Consultant 11 May 2019, 08:54
Copyright© 1990-2019 BASIL Networks, PLLC. All rights reserved