Figure 18.3 ITF ISP PCB TOP Etch Layout