Figure 13.5B A/D CPLD Conversion To MEMORY Timing Diagram