Figure 13.3 Analog Input Peripheral Block Diagram