Publications

The PMG-M-130 is a  four channel 300 MHz quadrature DDS system incorporating two quadrature analog channels, a clock trigger channel plus an on board fractional Phase Lock Loop with optional VCOs to cover an broad range of frequencies.  The standard frequency range of the two analog channels and the clock trigger channel is 1Hz to 130MHz, the Phase Lock Loop options range is from 100MHz to 300MHz on board  and with daughter-board options in the Gigahertz ranges.  The full length PCI card incorporates eight SMA connectors on the PCI bracket for the primary signal interfaces. Internal Interface connectors allow the connection of optional daughter boards and cabling for off board options. This is an OEM product and the majority of the features here are optional which are tunable to the specific OEM requirements. We have included many of these options available to show the flexibility of this OEM product. For applications that require four identical channels, the PMG-M-130 may be optionally configured as four identical quadrature channels. The flexibility of the PMG-M-130 makes it a valuable addition to your test instrumentation or your test system. The PMG-M-130 was designed and developed by Sal (JT) Tuzzo. For specific details or options not mentioned in this OEM configuration please contact Sal (JT).

PMG-M-130 Overview

The PMG-M-130 PCI version is a full length PCI card.  The Remote I/O control is an optically isolated optional daughter card that allows the user to control the application remotely through digital logic separated from the CPU and motherboad without CPU intervention.   Understanding that this Remote I/O card maybe used in hostile environments, the Remote I/O Interface card may be purchased separately and replaced if it is damaged by remote equipment failure. As with all of BASIL Networks designs,  a Modular Design Methodology (MDM) philosophy is adhered to that allows easy field servicing of the PMG-M-130 sections that are exposed to the users environment.

The heart of the PMG-M-130 are four 300MHz quadrature DDS controllers.  The main PCI board handles all the digital synthesis, memory control and incorporates a 512 Kbyte high speed SRAM organized as 256K x 16 bit words. This SRAM is use for register tables that govern the behavior of the PMG-M-130. The Internal Behavior Registers (IBR) may be addressed asynchronously in any order allowing behavioral changes that range from a single byte register up to all 255 registers with a single strobe input.

Optional Attachments to the Main PCI board are a variety of analog daughter cards supporting all the analog I/O features. The optional analog daughter card may be replaced with a custom card using our MDM philosophy for the developer who requires a special interface from the PMG-M-130 core engine. The analog card is RF isolated.  The RF outputs are  single ended 50 or 100 ohm drivers that have separate buffers.  There are two high speed digitally controlled gain and offset amplifiers that are optically isolated from the main board as well. The analog daughter board as well as the remote I/O control board may be replaced easily in the event of remote equipment failure. It is the users responsibility to insure the maximum allowable ranges are not exceeded to prevent damage to the PMG-M-130.

The following chapters will discuss the details of the PMG-M-130 software and its control relationship to the hardware. Our website http://www.BasilNetworks.com is updated regularly with new application help and FAQ as well as the latest software and manuals.

This TDA presents a tutorial on Modulation Generation Schemes using BASIL Networks PMG-M-130 DDS PCI card.  The PMG-M-130 is capable of generating extremely flexible multi-channel user programmable modulation schemes containing variations of phase, frequency, amplitude and time.  The Schemes are then stored to the on-board RAM and controlled remotely by hardware commands without CPU intervention. The PMG-M incorporates the Analog Devices AD9854 300MHz DDS chip. Your comments are welcome and I may be reached at Sal (JT) for technical discussions. The list below is a few of the programmable modulation schemes the PMG-M-130 is capable of.

• Frequency Shift Keying (FSK)
• Ramped Frequency Shift Keying (RFSK)
• Amplitude Shift Keying (ASK)
• Amplitude Modulation, Requires optional daughter board.
• Quadrature Amplitude Modulation, Requires optional daughter board.
• Phase Shift Keying (PSK)
• Binary Phase Shift Keying, (BPSK)
• Quadrature BiPhase Shift Keying (QBiPSK), Requires optional daughter board.
• Shaped Output Keying (SOK)
• BiPhase Shaped Output Keying (BiPSOK), Requires optional daughter board.
• Frequency Hopping Spread Spectrum (FHSS), with over 80,000 Frequency storage capacity
• Continuous Phase Modulation (CPM), with over 80,000 phase angle & frequency storage capacity
• Dual 14 bit programmable phase offset registers (0.02º resolution)
• Bi-directional Frequency Sweeping (BDFS)
• Multi-Function Bi-Phase-Frequency Shift Keying (MFBPFSK), Shaped output capability
• Combination of functions allow (SOK) + (MFBPFSK) yields SOMFBPFSK, Requires optional daughter board.
• Pulse Amplitude Modulation (PAM)
• Pulse Code Modulation (PCM)
• Pulse Position Modulation (PPM)
• Pulse Frequency Modulation (PFM)
• Pulse Frequency-Position Modulation (PFPM)
• CDMA-WCDMA with optional CPLD
• GSM with optional CPLD
• Optional Phase Lock Loop controller for frequencies from 100 to 300MHz on board.
• Optional off board gigahertz PLL VCO modules available.

The PMG-M-130 Intelligent Integrated Peripherals (I²P) is controlled by programming the Internal / External Behavior Registers (IBR / EBR). There are 16 EBRs and 256 IBR's, 224 of the IBRs are assigned specific tasks within the PMG-M130. The remaining 32 IBRs are user configurable and may be hardware interfaced easily to control external devices. Control of all EBRs and  IBRs are integrated into the application software.  The hardware features for the four channels of the PMG-M-130 are listed below. Each channel has special additive features that will be discussed later in this TDA.

• 1 Hz to 130 MHz programmable frequency range.
• Optional selective frequency filtering for two analog channels.
• Direct call from LabView and other DAQ programs.
• 1 micro-Hertz resolution (48 bit tuning range).
• Single pin FSK control (48 bit tuning range).
• Programmable matrix switch for Frequency Shift Keying source pin.
• Single pin Phase Shift Keying (two 14 bit tuning registers).
• Programmable matrix switch for Phase Shift Keying source pin.
• Programmable bandwidth Frequency Modulation of PLL channel.
• Internal Update counter 32 bit tuning range.
• Remote update pin (User defined update interval).
• Programmable matrix switch for update pin for each channel for synchronized applications.
• User defined PMG-M-130 Behavior Table (256K registers).
• Full control of all Active Behavior Registers (256 register range).
• Frequency, Phase and Behavior Register changes remotely at an 100 ns per byte rate.
• Separate Sine and optional Cosine analog outputs.
• Optional hardware Amplitude Modulation inputs (10MHz Bandwidth) for Sine and Cosine outputs.
• Separate high speed comparator input and output control.
• Separate programmable amplitude for analog channels Sine and Cosine outputs (12 Bit resolution).
• Separate programmable DC Offset for analog channels Sine and Cosine outputs (12 Bit resolution).
• Output levels as high as ±2 volts (4 volts Pk-Pk) into 50 ohms, ±4 volts into 100 ohms.
• 512K byte storage for PMG-M-130 behavior tables and PMG-M active core parameters.
• Optional independent isolated digital remote I/O control for scanning PMG-M-130 behavior tables.
• Optional 16 bit high speed optically isolated digital outputs, two separate 8 bit groups.
• Optional byte Oriented User Programmable IBR interface addressable 8 bit output ports.
• Optional 16/32 bit word recognition input with comparator A=B, A<B, A>B trigger pulse outputs.

The PMG-M-130 behavior is controlled through two sets of behavioral registers, the Internal Behavioral Registers (IBR) and the External Behavioral Registers (EBR).  The complexity and functionality of the PMG-M-130 is completely under user control, by the setting of the bit assignments within the individual behavioral registers.  All IBRs are synchronized with the Internal System Clock (IntClk) and have a seamless update transfer to the PMG-M’s Active Core (AC).  All changes in behavior setup by these registers are activated by an update pulse that from one of four sources and selectable for each channel. This update pulse will transfer the I/O buffer holding registers to the PMG-M-130  Active Core.

Each channel has four or more IBR that may be user defined for input or output when used with an optional CPLD control interface or the user may create their own. Each channel contains 40 hex ( 64 decimal) IBRs that are used to program each channel.  Any channel above 0x2F that is marked  "Reserved For Future Use" may be user configurable. IBRs ox28 - 0x2F are internally reserved by the PMG-M-130 for future expansion.

The user defined IBRs are externally controlled and may be applied as separate registers using an inexpensive CPLD and can be integrated into any project with ease.  The diagram below shows the assignment layout of these registers. All IBRs are integrated into the software application to simplify the programming and may be updated using a single command strobe for synchronization.

There are 16 USER programmable IBRs (3C - 3F hex offset) for each channel that are identified via an eight bit address and a eight bit data bus using a single strobe pulse integrated into the application software.    TOP

To duplicate what we have on-line, download the manuals and the application software,  just contact us using the contact form. This article is a living document and will constantly be updated as more examples and waveforms are developed and incorporated. If you would like to be on our mailing list as options are presented just drop us a line on our contact form and we will e-mail you when more options are published.

Best Regards,
The BASIL Networks Team

TOP

Software_Overview   SRAM Setup  SRAM I/O  Data Xfer   Multi-Freq_PSK   Multi-Freq_FSK   Performance  Command Call